Interlocking switches: how to represent them in schematics?